Like with older AMDs: https://www.dvhardware.net/article70868.html > the chip starts returning non-random data (when random data is expected) via the RdRand instruction following a suspend/resume cycle.