We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents c24ab69 + aa05a63 commit 7a5180bCopy full SHA for 7a5180b
1209/CE93/index.md
@@ -0,0 +1,11 @@
1
+---
2
+layout: pid
3
+title: GPSFreak
4
+owner: rcls
5
+license: GPL, CERN_OHL_S_V2
6
+site: https://github.com/rcls/gpsfreak
7
+source: https://github.com/rcls/gpsfreak
8
9
+A custom GPS disciplined clock generator, using a U-Blox MAX-F10S GPS unit and a
10
+TI LMK05318b ultra-low jitter clock generator. It has a STM32 microcontroller
11
+for the USB interface and control logic.
org/rcls/index.md
@@ -0,0 +1,7 @@
+layout: org
+title: rcls
+site: https://github.com/rcls
+I'm a hobbyist software and hardware developer. See
+https://github.com/rcls/gpsfreak for a current project.
0 commit comments