-
Notifications
You must be signed in to change notification settings - Fork 0
Open
Description
Hi amirah-sri I have a small gift for you. If you like to learn about the system verilog, VHDL & Risc-V assembly then there are a links which can help you.
Link 1 Sarah Harris & David Harris Digital Design and Computer Architecture
Link 2 Learning Journey how to write system verilog testbench in C++ using Verilator tool
Book:-
https://github.com/muhammadtalhasami/sv_verilator/tree/main/Book
Verilator:-
https://github.com/muhammadtalhasami/sv_verilator
I hope you will like this small gift 🎁😊
Metadata
Metadata
Assignees
Labels
No labels